



Towards An Algebraic Decomposition Of 3D Photonic Waveguide Circuits for Opto-Electronic Neuromorphic Chips

Jacob Puhalo-Smith¹, Damien Querlioz², Elisa Vianello³, Jean-Michel Portal⁴, Daniel Brunner¹

¹ FEMTO-ST Institute/Optics Department, CNRS & University Franche-Comté, 15B avenue des Montboucons, 25030 Besançon Cedex, France.

² Université Paris-Saclay, CNRS, Centre de Nanosciences et de Nanotechnologies, Palaiseau, France.


³ Université Grenoble Alpes, CEA, LETI, Grenoble, France.

⁴ Aix-Marseille Université, CNRS, Institut Matériaux Microélectronique Nanosciences de Provence, Marseille, France.


Abstract

Connecting several inputs to several outputs is a fundamental operation of computing. Implementing these connections and operations on *traditional* electronic architectures can quickly become computationally, ecologically and financially consuming. One novel approach to overcome these constraints is combine state-of-the-art electronics with photonics to design in-memory opto-electronic chips. Here, an outline of how we can design arbitrary circuits of 3D printed polymer waveguide interconnects, which will be integrate with neuromorphic electronic chips.

Opto-Electronic Neuromorphic Chips




Design of hybrid Photodiode - RRAM chip on which we 3D waveguides will be fabricated.




Memristor-based chip used for in-memory computing [1].

Why 3D?

In order to be comparable to current state-the-art *conventional* electronics, neuromorphic chips must have a comparable size. In 2D, the footprint (area) is $A \propto (N_I|N_O)^2$ while in 3D, $A \propto N_I|N_O$.





Scaling of 2D and 3D interconnects [2]



SEM Image of large array of 1x81 interconnects [3]

Fabrication

The waveguides are 3D printed via One and/or Two Photon Polymerization using commercially available hardware. The resolution is $\sim 0.5\mu\text{m}$ while optical losses are $\sim 1\text{dBmm}^{-1}$.



Left: SEM image of single 1x9 splitter waveguide [4].

Right: Schematic of printing 3D printing process via 2 Photon Polymerisation [4]

3D Circuit Design Procedure

Interconnect routing problems in 3D is an NP-complete [5], [6] and thus is difficult to achieve. Given an array of optical inputs U_0 , the output array $Y_F = M \cdot U_0$.

$$U_{L_0} = \begin{pmatrix} u_{00} & \dots & u_{0N_{L_0}} \\ \vdots & u_{i-1j-1} & u_{i-1j} & u_{i-1j+1} & \vdots \\ \vdots & u_{i-1j+1} & u_{ij} & u_{ij+1} & \vdots \\ \vdots & u_{i+1j-1} & u_{i+1j+1} & u_{i-1j+1} & \vdots \\ u_{N_{L_0}0} & \dots & \dots & \dots & u_{N_{L_0}N_{L_0}} \end{pmatrix} M = \begin{pmatrix} \vdots & \vdots & \vdots & \vdots & \vdots \\ \dots & m_{i-1,j-1} & m_{i-1,j} & m_{i-1,j+1} & \dots \\ \dots & m_{i,j-1} & m_{i,j} & m_{i,j+1} & \dots \\ \dots & m_{i+1,j-1} & m_{i+1,j} & m_{i+1,j+1} & \dots \\ \vdots & \vdots & \vdots & \vdots & \vdots \end{pmatrix}$$

Using the waveguide interconnects with a low branching (e.g. 1-4), we outline an algebraic procedure for decomposing M to allow for easy design of the circuits. This procedure involves two steps:

1. Branching Step - Determines how each input port is split in to a number of branches with a power ratio.

$$Z_0 = U_0 \otimes R_0 \in \mathbb{R}^{N_{L_1} \times N_{L_1}}$$

where R is the block matrix whose elements define the splitting ratio of each individual input port,

$$R_0 = \begin{pmatrix} r_{00} & \dots & r_{0N_{L_0}} \\ \vdots & \ddots & \vdots \\ r_{N_{L_0}0} & \dots & r_{N_{L_0}N_{L_0}} \end{pmatrix}, r_{ij} = \begin{pmatrix} r_{00}^{(ij)} & \dots & r_{0N_{b_0}}^{(ij)} \\ \vdots & \ddots & \vdots \\ r_{N_{b_0}0}^{(ij)} & \dots & r_{N_{b_0}N_{b_0}}^{(ij)} \end{pmatrix} \in \mathbb{R}^{N_{b_0} \times N_{b_0}}$$

N_{b_0} is even and corresponds to the largest branching of the local splitter.


2. Displacement Step - Accounts for combing and displacement of the output ports in the new layer. This is achieved by considering the single-entry matrices that make up $\tilde{Z}_{L_0}^{(ij)} = Z_{L_0} \odot E_{ij}$. Here, \odot is the Hadamard Product and E_{ij} whose only non-zero value is element (i, j) . Then calculating,

$$Y_1 = \sum_{(ij)} X_{0\downarrow}^{(ij)} \tilde{Z}_{L_0}^{(ij)} X_{0\leftrightarrow}^{(ij)}$$

where $X_{0\downarrow}^{(ij)}$ ($X_{0\leftrightarrow}^{(ij)}$) is sparse matrix whose only non-zero elements are along row (column) at which we wish to displace $Z_0^{(ij)}$. Given the nearest neighbour constrain, we are therefore our choices $X_{0\downarrow}^{(ij)}$ and $X_{0\leftrightarrow}^{(ij)}$ are restricted.


Given that Y_1 now becomes the input for the design of layer two, continue this guide iterative approach, the output for the L 'th layer is,

$$Y_n = \sum_{(ij)} X_{n-1\downarrow}^{(ij)} (Y_{n-1} \otimes R_{n-1}) \odot E_{ij} X_{n-1\leftrightarrow}^{(ij)}$$



Future Research Direction

- Determine how to decompose an arbitrary linear operation into this layered approach.
- Fabrication and characterization of the 3D Photonic circuits followed by their integration with Opto-Electronic Chips.



References

- [1]: Harabi, KE., Hirtzlin, T., Turck, C. et al. A memristor-based Bayesian machine. Nat Electron 6, 52-63 (2023).
- [2]: Mauss, Marcel. "Effet physique chez l'individu de l'idée de mort suggérée par la collectivité." Journal de Psychologie Normale et Pathologie 23 (1926): 653-669.
- [3]: Moughames, Johnny, et al. "Three-dimensional waveguide interconnects for scalable integration of photonic neural networks." Optica 7.6 (2020): 640-646.
- [4]: Adrià Grabulosa. 3D printed photonic circuits towards efficient and scalable integration of hybrid photonic platforms. Optics / Photonics, Université Bourgogne Franche-Comté, 2023.
- [5]: Diaz, Josep, Jordi Petit, and Maria Serna. "A survey of graph layout problems." ACM Computing Surveys (CSUR) 34.3 (2002): 313-356
- [6]: Ababei, Cristinel, et al. "Placement and routing in 3D integrated circuits." IEEE Design & Test of Computers 22.6 (2005): 520-531.

