Preliminary characterization of a surface electrode Paul trap for frequency metrology

Josipa Madunic^a, Lucas Groult¹, Bachir Achi², Thomas Lauprêtre³, Alan Boudrias^a, Pierre Roset^a, Valérie Soumann^a, Yann Kersalé^b, Moustafa Abdel Hafiz^b and Clément Lacroûte^a

^aUniversité de Franche-Comté, CNRS, institut FEMTO-ST, 26 rue de l'Epitaphe, 25000 Besançon, France

^bSUPMICROTECH, CNRS, institut FEMTO-ST, 26 rue de l'Epitaphe, 25000 Besançon, France

E-mail: clement.lacroute@femto-st.fr

Abstract.

We are developing a single-ion optical clock based on a surface-electrode (SE) trap that we will operate with ¹⁷¹Yb⁺ ions on the electric quadrupole transition at 435.5 nm. We present heating rate measurements performed with a prototype SE trap. We also introduce a new, micro-fabricated SE trapping chip using silicon on insulator technology. Electric tests were performed under ultra-high vacuum using a testing chip, including breakdown voltages measurements and flashover detection. We present suitable trapping parameters for this chip, as well as a road-map for improving its design.

1. Introduction

Atomic clocks are ubiquitous in modern society, and impact various domains such as telecommunications, navigation, energy distribution, etc. Optical atomic clocks are pushing atomic clocks to never-explored territories, reaching systematic fractional uncertainties of 10^{-18} and below [1, 2, 3, 4]. Such fractional frequency resolution enables a range of new applications, within time and frequency (TF) metrology, fundamental physics [5, 6], geodesy [7, 8, 9]. Several demonstrations of on-field measurements were performed in the last few years [10, 11], and portable optical clocks are being developed [12, 13, 14, 15, 16, 17].

In parallel to the development of optical clocks, trapped-ions based quantum information processing has also made tremendous progress in the past few years, leading to a number of research and industrial achievements [18, 19, 20]. Surface-electrodes (SE) ion traps have been proposed as the base of future quantum computers, with capabilities to control, route and coherently couple hundreds of qubits [21, 22]. Technological developments have recently lead to SE ion traps that embedded photonic integrated chips. Such trap use gratings to outcouple light from underneath the trapping electrodes and have been demonstrated with several ionic

¹ now at Heriot Watt univerity, Edinburgh, Scotland.

 $^2\,$ now at Thales AVS/MIS, Vélizy-Villacoublay, France.

³ now at Laboratoire de Physique des Lasers, Université Sorbonne Paris Nord-Institut Galilée, Villetaneuse, France

species [23, 24, 25]. Such gratings can also be used to collect single-ions fluorescence and are compatible with non-destructive measurements on trapped ions [26].

We are investigating the use of a SE ion trap in the context of optical frequency metrology [27]. We have developed a prototype SE trap, which we characterized experimentally [28]. In this article, we summarize the main results of the characterization of this prototype trap and we present an upgraded trapping chip designed and fabricated for optical frequency metrology. We then present initial electric characterization of the chip, including radio frequency (RF) electrodes capacitance and breakdown voltages measurements.

2. Prototype surface-electrodes trap

This section summarizes results obtained with a prototype trap that are presented in more details in [28]. A simple, 5-wire geometry SE trap was designed and produced on a printedcircuit board (PCB). It was fabricated externally with commonly used materials to serve as a preliminary test-bed for a future SE trap-based ion clock.

Fig. 1 shows the prototype trap mounted on its ceramic support, along with its filtering capacitors and SD-format connections. RF voltages with amplitude $V_{\rm RF}$ and frequency $\Omega_{\rm RF}$ are applied to the central, rectangular asymmetric electrodes that define the longitudinal axis of the trap. The RF electrodes widths of 600 and 1200 µm induce a so-called pseudo-potential with a trapping distance of about 500 µm. DC voltages are applied to the remaining electrodes in order to close the trap and to cancel DC electric fields at the trap minimum location. The resulting total potential is the combination of the RF pseudo-potential and the DC electrodes potentials, and is close to a harmonic trap with a low longitudinal secular motion frequency and higher transverse secular motion frequencies (see for instance [21, 29] for details).





Ions are loaded in the trap from a neutral atom beam generated with a commercial dispenser, using two-photon ionization at 399 nm and 370 nm [30]. We obtained an average trap lifetime of 1200 s with cooling lasers on, with trapping frequencies of 85 kHz, 320 kHz and 350 kHz along the longitudinal and transverse directions. The trap heating rate was estimated using a combination of the Doppler-recooling techniques and ion fluorescence imaging. The results obtained by fitting the width of the ion fluorescence spot are shown Fig. 2. We observed a heating rate of 8000 phonons/s in all directions, which we think could be related to technical noise on the experiment as well as a non-negligible background pressure at the trap location. Combining the heating rate value with preliminary excess micro-motion measurements, we estimated that a fractional

frequency stability of $5 \times 10^{-14} \tau^{-1/2}$ and trap-related frequency shifts of order 10^{-16} could be obtained with such a trap [28].



Figure 2. Heating rate measurements performed using the prototype chip [28]. The ion fluorescence image square width σ_{im}^2 is plotted versus the dark time T_D along the longitudinal (x) and transverse (z) directions. Left: axial heating rate measured with (red) and without (blue) an initial pre-warm up time. Right: transverse heating rate measured with (red) and without (blue) an initial pre-warm up time.

This prototype and the related results were the basis of the design of a new trapping chip, with the main objectives being to enhance both the trapping time and heating rate, and to reduce the related fractional-frequency shifts.

3. New chip design

The prototype trap used in [28] was affected by a number of technical limitations, including:

- large inter-electrode spacing (120 μm) that results in exposed dielectrics. These areas can host free charges that distort the trapping potential;
- non-ultra-high-vacuum (UHV) dedicated materials that cause a high local pressure in the trap vicinity, reducing the single-ions lifetime via high-energy collisions;
- in-plane conductors routes to the connector, which can also distort the trapping potential.

We have therefore designed and fabricated a new trapping chip. Silicon is rarely used as a substrate for SE ion traps, because of its high dieletric RF losses. However, doped silicon can be used as an electrode material [31]. Silicon offers many advantages as a material for microfabrication:

- it is a streamlined material in any MEMS or CMOS microfabrication facility;
- it can easily be etched into high aspect ratios geometries, enabling low inter-electrode spacing and large electrodes height;
- it can be used on a number of low-RF losses substrates, including SiO₂;
- it is inexpensive thanks to its very large use.



Figure 3. Silicon on insulator SE trap design. Left: geometrical scheme of the trapping electrodes. The blue, asymmetric central electrode is the RF electrode. All remaining gray electrodes are DC. Right: transverse cut of the trapping chip. Yellow: gold-coating of the electrodes. Dark gray: doped silicon electrodes. Blue: SiO₂ insulation layer. Light gray: doped silicon ground plane. Arrows: electric field lines. An additional 500 μ m doped Si layer is not shown, see text for details.

3.1. Microfabricated chip geometry and fabrication process

We have designed a trapping geometry based on a 5-wire geometry similar to the prototype trap, shown Fig. 3. With 600 µm and 1200 µm wide RF electrodes, the trapping distance of 500 µm is unchanged. We added control electrodes, which enable finer displacement of the trap location in the longitudinal direction, as well as the generation of multiple trap locations. This opens the possibility of multi-ions experiments.

The chip has been fabricated using deeply reactive ion etching (DRIE) on a silicon on insulator (SOI) wafer. The initial wafer consists of a 200 µm-thick doped-silicon device layer, a 5 µm-thick buried oxyde (box) SiO₂ layer and a 500 µm-thick handle layer (see Fig. 3). The handle is doped in order to serve as an electrical ground plane.

In order to increase the chip overall height so that its surface rises above the chip carrier, the wafer handle side is bonded to a 500 µm thick doped silicon wafer. This results in a total 1.2 mm chip height, which raises the electrodes surfaces about 100 µm above the chip carrier surface (commercial ceramic pin grid array).

The electrodes are gold coated, and etched through the device layer using DRIE, resulting in 200 μ m high electrodes with 20 μ m inter-electrodes distance. The resulting 1/10 aspect ratio ensures that the ion is shielded from the box by the electrodes.

Fig. 4 shows a picture of the finalized microfabricated chip. It is glued inside a ceramic pin grid array carrier (CPGA) with conductive epoxy. Electrodes are wire-bonded to the CPGA pads. 220 nF capacitors are connecting all DC electrodes to ground in order to prevent RF leakage from the RF to the DC electrodes. The chip is a 8-mm long square, while the CPGA length is one inch. The overall size of the setup will be determined by the vacuum chamber volume as well as the optical setup and control electronics. Using traditional components, an overall size of a few hundred liters can be achieved, see for instance [17]. Using dedicated photonic integrated chips, digital electronics [32] and a compact vacuum cell [33], this could be reduced to the liter scale.

3.2. Trapping parameters

Trapping parameters were derived to operate the clock in a Doppler-free regime. This can be ensured by operating the clock laser and ion trap in the resolved-sideband, recoil-free regime



Figure 4. 5-wire surface-electrode trap microfabricated at FEMTO-ST. The trap is embedded in a commercial, UHV compatible ceramic chip carrier. Filter capacitors prevent RF leakage to the DC electrodes.

[34]. The resolved-sideband condition is $\Gamma \ll \omega$, where Γ is the clock transition width and ω is the secular motional frequency along the laser direction. Recoil-free clock laser interrogation is ensured when $E_{\text{recoil}} \ll \hbar \omega$ where $E_{\text{recoil}} = \hbar \omega_{\text{recoil}}$ is the recoil energy associated with the clock laser photons. For the quadrupole transition of Yb⁺, $\Gamma \approx 2\pi \times 3$ Hz and $\omega_{\text{recoil}} \approx 2\pi \times 6$ kHz; for typical radial trapping frequencies $\omega \gtrsim 2\pi \times 100$ kHz, both the resolved-sideband regime and recoil-free interrogation are ensured.

We devised two sets of trapping parameters, to be able to reach either $\omega > 2\pi \times 100$ kHz or $\omega \ge 2\pi \times 500$ kHz. These parameters are given in table 1. Both would enable working in the resolved-sideband regime. However, higher secular frequencies are preferred in order to reduce the decoherence caused by heating during interrogation [28]. Set (1) would therefore be more favorable in that regard, but as shown in the next section, the required RF voltage might be hard to reach. Set (2) represents a compromise to reach the Doppler-free regime with more realistic voltages.

Table 1. Proposed trapping parameters. $\Omega_{\rm RF}$ is the trap RF drive frequency, $V_{\rm RF}$ is the RF voltage amplitude, $V_{\rm DC}^{\rm max}$ max indicates the maximum required DC voltage, q is the transverse RF stability parameter.

Set	$\Omega_{ m RF}$	$V_{\rm RF}$	$V_{\rm DC}^{\rm max}$	ω	Trap depth	q	η
$\frac{1}{2}$	4.9 MHz 3 MHz	300 V 100 V		500 kHz 310 kHz	$\begin{array}{l} 325 \ \mathrm{meV} \\ 95 \ \mathrm{meV} \end{array}$	$0.28 \\ 0.26$	

4. New chip preliminary tests results

In order to trap single ions, we apply high radiofrequency voltages to the RF electrode using a simple circuit. This circuit forms an RLC resonator with the chip, which is decoupled from the source by a transformer. The trap voltage is read on a capacitor bridge with a division ratio of 100. The loaded quality factor is measured as the ratio $f_0/\Delta f$, where f_0 is the resonant frequency and Δf is the frequency interval where the voltage transmission is greater than the maximum over $\sqrt{2}$. Values in the range of 60-70 are usually measured measured.

4.1. Electrical characterization

Determining the capacitive and resistive loads formed by the trapping electrodes within an ion trap system, represented as an RC circuit, is crucial for constructing a highly accurate experiment. Determining the capacitance of the chip enables us to set the value of the resonator inductance for the desired RF frequency $\Omega_{\rm RF}$. It also gives information on the amount of power dissipated by the resonator and the heat generated in the process. The value of resistance sets the quality factor and RF voltage gain across the resonator, and also contributes to the overall power dissipation.

The presented trapping chip is modeled as a capacitor and resistor in series, with typical measured values of 80 to 100 pF for capacitance and around 3 Ω for resistance. These values were determined through a series of measurements using a vector network analyzer (VNA) on 3 different chips. A calibration of the VNA is carried out for each measurement. In this setup, the VNA measures the S₁₁ parameters. These parameters were converted to express the capacitance and resistance of the chip between the RF electrode and ground plane. The dissipated power in the resonator is given by: $P = (C \cdot \Omega_{\text{RF}} \cdot V_{RMS})^2 \cdot R$ [35]. Assuming a total resistance of 3 Ω , a trap capacitance of 100 pF, an RF trap frequency of 4 MHz and a voltage of 200 V amplitude, the dissipated RF power is around 0.4 W, which is significant as compared to other SE trap-based resonators in the literature and could lead to heating of the chip. Indeed, when the trap is operated with a voltage amplitude of 200 V, an increase in pressure at the level of 10^{-12} mbar is observed.

Table 2 summarizes the contributions to the overall capacitance and resistance of various components, including the chip, wire bonding and inductor in the setup, for one of the tested devices, with resonant frequency of 3.9 MHz. All values were measured using the VNA except for the total quality factor which was directly measured as $\frac{f_0}{\Delta f}$. The quality factor of the chip and inductor have been calculated from the measured values of resistance, capacitance and inductance.

Table 2. Overview of different contributions to overall capacitance and resistance. Capacitances, resistances and quality factor of the resonance are given in the table. The capacitance of the wires and inductors are considered to be negligibly small compared to the capacitance of the chip.

	Chip	Wire bonding and carrier	Inductor	RF source	Total
Capacitance (pF)	107	-	-	-	107
Resistance (Ω)	3	0.6	0.5	2.2	6.3
Q	127	na	312	na	60

The directly measured Q value almost perfectly matches the value calculated from the losses measured by the VNA $Q = 1/(2\pi f_0 CR)$. The main contribution to the losses comes from the trapping chip itself. This is mostly explained by the rather low conductivity of doped silicon compared to metals. We are currently investigating ways to enhance this design and reduce both ohmic and capacitive losses, which can be performed with two main changes:

- increasing the insulator layer thickness would decrease the chip capacitance, which would result in a reduction in power dissipation and an increase in RF voltage breakdown value.
- reducing the total resistance of the doped silicon elements, using wafers with the highest possible conductivity as well as by optimizing the electrodes geometry. This will necessitate finite-element modeling of the chip in order to account for RF ohmic losses in the trap.

4.2. Breakdown voltage tests

SE traps require high RF voltages, mainly dictated by the mass of the ion, electrodes configuration and the desired trapping frequencies [36, 37]. However excessive voltages applied to the electrodes can lead to RF breakdown [38, 39]. The impact of the breakdown damage to the surface of the electrode depends on the location, scale, and physical structure of the damage. Concerns arise in the design of micrometer-scale ion traps due to the relatively lower breakdown threshold at RF frequency [40]. This issue is particularly significant for surface-electrode ion traps, which exhibit a shallower trap depth compared to conventional linear Paul traps. The need for a deep well depth and high trapping efficiency is critical. Hence, the design of microtrap structures that allow for a high applied voltages is a favorable condition. This requires a high inter-electrode separation.

Breakdown can also occur between the RF electrodes and the ground plane. In surface ion traps, where high RF voltages between the electrodes and the ground plane are desirable, the dielectric layer separating the two metal layers should be thick to maximize the breakdown voltage. In our case, the thickness of the dielectric layer (SiO₂) is 5 μ m, limited by the commercially available SOI wafer, which adds constraints to the voltages that can be applied to the electrodes. This limitation makes achieving ion trapping with the desired stability parameters challenging.

In order to measure the typical voltage the RF electrodes can handle without breakdown, several flashover tests were conducted in a test vacuum chamber with pressures lower than 6×10^{-11} mbar. The experimental setup is shown in Fig. 5. A 1:1 imaging system, with a CCD camera, was used to observe the surface of the chips. The camera, cooled to -80°C, captures images with a 3-second acquisition time every 4.07 seconds.



Figure 5. a) The chip is placed in the test chamber at a pressure of 6×10^{-11} mbar. Throughout the test, a voltage ramp is applied, and data acquisition is carried out using a CCD camera. b) Experimental setup schematic for supplying and reading the trap voltage with the chip in a vacuum chamber. The voltage is supplied using an RLC circuit resonator and monitored through a capacitor bridge with a ratio of k=1/200 with respect to the trap voltage V_{pp}.

The measurement was conducted for a duration of two hours. 10 minutes voltage ramps followed by a 20-minute wait at the resonant frequency and a quality factor measurement are applied to the RF electrode. From 150 V peak-to-peak on the RF electrode, reflections of flashes occurring at the edge of the chip started to be observed (see Fig. 6, left). However, voltages of several hundred volts peak-to-peak were reached without clear breakdown observed on the voltage monitor, Fig. 6, right. Flashing events observed on the camera signal were accompanied by a pressure increase of around 10^{-11} mbar, as shown in Fig. 6, right. After this voltage was reached, flashes are visible in nearly all acquired images, and their intensity increases with higher voltage. They stopped spontaneously before the end of the experiment, at 200 V peak-to-peak (Fig. 6, right).

Following the conclusion of these experiments, the trapping parameters specified in Table 1



Figure 6. Left: Depiction of the chip surface with the reflection from the flashover highlighted on the chip carrier pads within a white circle. Right: Corresponding flashover data. The camera signal integrated over a region of interest centered on the flashing region is represented in green, pressure data in blue, and the voltage read on the monitor in pink.

were formulated. The first configuration of parameters is not achievable with the existing design; however, the second configuration might be possible.

After the measurements, the chip was inspected using the SEM microscope, and no clearly visible damage was observed on the electrodes at the location of the flashing events. The results of these tests have shown that flashover is most likely to occur at voltages of 150 V peak-to-peak. The obtained results will guide the design of an upgraded version of the chip, with a thicker layer of insulator between the electrodes and the ground plane.

5. Conclusion

We are investigating the use of silicon-based SE traps for optical frequency metrology. Using a SE trap combines the advantages of offering a very reduced footprint and the possibility to integrate optical as well as electrical functions. Silicon is the material of choice for micro-fabrication, and the realization of silicon-based, high-performance SE traps for optical atomic clocks would be a key technological advance towards industrial, transportable optical atomic clocks.

In this article, we have summarized experiments performed with a prototype SE trap, and presented a new micro-fabricated trapping chip that underwent initial electric characterization. Further improvements in the design are already identified and planned for reaching higher values of $V_{\rm RF}$ and ω . This new chip is compatible with UHV pressures and trapping configurations in the resolved-sidebands regime. Future experiments will include heating rate measurements as well as coherence time measurements on the optical clock transition at 435.5 nm, for integration in a transportable ion clock.

Acknowledgments

The authors would like to thank Philippe Abbé and Yannick Gruson from the TF department at FEMTO-ST for their technical help with chip connections and support and RF management. We would also like to thank Nicolas Passilly from the MN2S department and William Daniau from the TF department at FEMTO-ST for their advice on the chip microfabrication process.

This work has been supported by the EIPHI Graduate School (contract "ANR-17-EURE-0002"), by the ANR-10-LABX-48-01 First-TF and ANR-11-EQPX-0033 Oscillator-IMP, by the

Région Bourgogne Franche-Comté and by the French RENATECH network and its FEMTO-ST technological facility.

References

- [1] Huntemann N, Sanner C, Lipphardt B, Tamm Chr and Peik E 2016 Physical Review Letters 116 063001
- [2] Brewer S M, Chen J S, Hankin A M, Clements E R, Chou C W, Wineland D J, Hume D B and Leibrandt D R 2019 Physical Review Letters 123 033201
- [3] Kim K, Aeppli A, Bothwell T and Ye J 2023 Physical Review Letters 130 113203
- [4] Srinivas R, Löschnauer C M, Malinowski M, Hughes A C, Nourshargh R, Negnevitsky V, Allcock D T C, King S A, Matthiesen C, Harty T P and Ballance C J 2023 *Physical Review Letters* 131 020601
 [5] D. L. A. 2010, Letter M, Matthiesen C, Harty T P and Ballance C J 2023 *Physical Review Letters* 131 020601
- [5] Derevianko A 2016 Journal of Physics: Conference Series **723** 012043
- [6] Safronova M S, Budker D, DeMille D, Kimball D F J, Derevianko A and Clark C W 2018 Reviews of Modern Physics 90 025008
- [7] Flury J 2016 Journal of Physics: Conference Series 723 012051
- [8] Lion G, Panet I, Wolf P, Guerlin C, Bize S and Delva P 2017 Journal of Geodesy 91 597-611
- [9] McGrew W F, Zhang X, Fasano R J, Schäffer S A, Beloy K, Nicolodi D, Brown R C, Hinkley N, Milani G, Schioppo M, Yoon T H and Ludlow A D 2018 Nature 564 87
- [10] Grotti J, Koller S, Vogt S, Häfner S, Sterr U, Lisdat C, Denker H, Voigt C, Timmen L, Rolland A, Baynes F N, Margolis H S, Zampaolo M, Thoumany P, Pizzocaro M, Rauf B, Bregolin F, Tampellini A, Barbieri P, Zucco M, Costanzo G A, Clivati C, Levi F and Calonico D 2018 Nature Physics 14 437–441
- [11] Takamoto M, Ushijima I, Ohmae N, Yahagi T, Kokado K, Shinkai H and Katori H 2020 Nature Photonics 14 411–415
- [12] Poli N, Schioppo M, Vogt S, Falke S, Sterr U, Lisdat C and Tino G M 2014 Applied Physics B 117 1107–1116
- [13] Cao J, Zhang P, Shang J, Cui K, Yuan J, Chao S, Wang S, Shu H and Huang X 2017 Applied Physics B 123 112
- [14] Koller S B, Grotti J, Vogt St, Al-Masoudi A, Dörscher S, Häfner S, Sterr U and Lisdat Ch 2017 Physical Review Letters 118 073601
- [15] Hannig S, Pelzer L, Scharnhorst N, Kramer J, Stepanova M, Xu Z T, Spethmann N, Leroux I D, Mehlstäubler T E and Schmidt P O 2019 Review of Scientific Instruments 90 053204
- [16] Kong D H, Wang Z H, Guo F, Zhang Q, Lu X T, Wang Y B and Chang H 2020 Chinese Physics B 29 070602
- [17] Stuhler J, Abdel Hafiz M, Arar B, Bawamia A, Bergner K, Biethahn M, Brakhane S, Didier A, Fortágh J, Halder M, Holzwarth R, Huntemann N, Johanning M, Jördens R, Kaenders W, Karlewski F, Kienle F, Krutzik M, Lessing M, Mehlstäubler T E, Meschede D, Peik E, Peters A, Schmidt P O, Siebeneich H, Tamm C, Vogt E, Wicht A, Wunderlich C and Yu J 2021 Measurement: Sensors 18 100264
- [18] Pino J M, Dreiling J M, Figgatt C, Gaebler J P, Moses S A, Allman M S, Baldwin C H, Foss-Feig M, Hayes D, Mayer K, Ryan-Anderson C and Neyenhuis B 2021 Nature 592 209–213
- [19] Auchter S, Axline C, Decaroli C, Valentini M, Purwin L, Oswald R, Matt R, Aschauer E, Colombe Y, Holz P, Monz T, Blatt R, Schindler P, Rössler C and Home J 2022 Quantum Science and Technology 7 035015
- [20] Zhu D, Kahanamoku-Meyer G D, Lewis L, Noel C, Katz O, Harraz B, Wang Q, Risinger A, Feng L, Biswas D, Egan L, Gheorghiu A, Nam Y, Vidick T, Vazirani U, Yao N Y, Cetina M and Monroe C 2023 Nature Physics 19 1725–1731
- [21] Chiaverini J, Blakestad R B, Britton J, Jost J D, Langer C, Leibfried D, Ozeri R and Wineland D J 2005 Quantum Information and Computation 5 419–439
- [22] Seidelin S, Chiaverini J, Reichle R, Bollinger J J, Leibfried D, Britton J, Wesenberg J H, Blakestad R B, Epstein R J, Hume D B, Itano W M, Jost J D, Langer C, Ozeri R, Shiga N and Wineland D J 2006 *Physical Review Letters* 96 253003
- [23] Mehta K K, Bruzewicz C D, McConnell R, Ram R J, Sage J M and Chiaverini J 2016 Nature Nanotechnology 11 1066–1070
- [24] Mehta K K, Zhang C, Malinowski M, Nguyen T L, Stadler M and Home J P 2020 Nature 586 533-537
- [25] Niffenegger R J, Stuart J, Sorace-Agaskar C, Kharas D, Bramhavar S, Bruzewicz C D, Loh W, Maxson R T, McConnell R, Reens D, West G N, Sage J M and Chiaverini J 2020 Nature 586 538–542
- [26] Saha U, Siverns J D, Hannegan J, Prabhu M, Quraishi Q, Englund D and Waks E 2023 Physical Review Applied 19 034001
- [27] Lacroûte C, Souidi M, Bourgeois P Y, Millo J, Saleh K, Emmanuel Bigler, Boudot R, Giordano V and Kersalé Y 2016 Journal of Physics: Conference Series 723 012025
- [28] Lauprêtre T, Achi B, Groult L, Carry É, Kersalé Y, Delehaye M, Hafiz M A and Lacroûte C 2023 Applied Physics B 129 37 ISSN 1432-0649

- [29] House M G 2008 Physical Review A 78 033402
- [30] Lauprêtre T, Groult L, Achi B, Petersen M, Kersalé Y, Delehaye M and Lacroûte C 2020 OSA Continuum 3 50–57
- [31] Britton J, Leibfried D, Beall J A, Blakestad R B, Wesenberg J H and Wineland D J 2009 Applied Physics Letters 95 173102–173102–3
- [32] Pruttivarasin T and Katori H 2015 Review of Scientific Instruments 86 115106
- [33] Wilpers G, See P, Gill P and Sinclair A G 2013 Applied Physics B 111 21–28
- [34] Ludlow, A D and Boyd, M M and Ye, J and Peik, E and Schmidt, P O 2015 Reviews of Modern Physics 87 637–701
- [35] Marcus D Hughes Bjoern Lekitsch J A B and Hensinger W K 2011 Contemporary Physics 52 505–529
- [36] McLoughlin J J, Nizamani A H, Siverns J D, Sterling R C, Hughes M D, Lekitsch B, Stein B, Weidt S and Hensinger W K 2011 Physical Review A 83 013406
- [37] Hong S, Lee M, Cheon H, Kim T and Cho D i D 2016 Sensors 16
- [38] Bautista-Salvador A, Zarantonello G, Hahn H, Preciado-Grijalva A, Morgner J, Wahnschaffe M and Ospelkaus C 2019 New J. Phys. 21 043011
- [39] Sterling R C, Hughes M D, Mellor C J and Hensinger W K 2013 Applied Physics Letters 103 143504
- [40] Stick D, Hensinger W K, Olmschenk S, Madsen M J, Schwab K and Monroe C 2006 Nature Phys 2 36–39